

1 **WHAT IS CLAIMED IS:**

- 2 1. A method of inter-thread communication in a multi-threaded computer comprises:
- 3 storing an inter-thread message in memory, the inter-thread message having a field
- 4 for an address that indicates a location of data for a next thread to execute; and
- 5 writing to a self-destruct register after storing the message to indicate that a thread
- 6 which stored the message in memory has completed execution, with the self-destruct
- 7 register being cleared upon reading by the next thread.
- 1 2. The method of claim 1 wherein the inter-thread message field for an address provides an
- 2 address of a register where the data for the next executing thread is stored.
- 1 3. The method of claim 1 wherein writing to a self-destruct register further comprises:
- 2 setting at least one bit in the self-destruct register which corresponds to the thread
- 3 which is writing to the self-destruct register.
- 1 4. The method of claim 1 wherein writing to a self-destruct register further comprises:
- 2 setting one bit in the self-destruct register which corresponds to the thread which is
- 3 writing to the self-destruct register.
- 1 5. The method of claim 1 further comprising:
- 2 writing to the self-destruct register by a first thread;
- 3 reading from the self-destruct register by a second thread, where the reading further
- 4 comprises:
- 5 reading bits, if any, that are set in the self-destruct register; and
- 6 clearing all of the bits of the self-destruct register.
- 1 6. The method of claim 5 further comprises:
- 2 reading the inter-thread message from the memory by a new thread, where the new
- 3 thread is a thread other than the first thread; and
- 4 executing the new thread.

5

1 7. A hardware-based multi-threaded processor comprises:

2 a general purpose processor that coordinates system functions;

3 a plurality of microengines that support multiple thread execution;

4 a scratchpad memory for storing inter-thread messages where execution of a write to
5 the scratchpad memory by a first thread causes an address to be stored as an inter-thread
6 message which indicates a location of data for a new thread; and

7 a self-destruct register for indicating the execution status of threads where reading of the self-
8 destruct register clears all of the bits of the self-destruct register.

1 8. The processor of claim 7 wherein the plurality of microengines further comprise:

2 a register stack wherein execution of the write to the scratchpad memory by the first
3 thread causes a register address of the register referenced by the write to be stored as the
4 inter-thread message, with the register address indicating the register stack location of data
5 for the new thread.

1 9. The processor of claim 7 wherein execution of a write to the self-destruct register by a
2 thread causes at least one bit to be set in the self-destruct register, the bit being set
3 corresponding to the thread which executed the write to the self-destruct register.

1 10. The processor of claim 7 wherein execution of a write to the self-destruct register by a
2 thread causes one bit to be set in the self-destruct register, the bit set corresponding to the
3 first thread which executed the write to the self-destruct register.

1 12. The processor of claim 11 wherein the read from the self-destruct register by the thread
2 causes execution of a new thread for each bit that is set, if any, in the self-destruct
3 register.

1 13. A computer program product residing on a computer readable medium causing a
2 processor to perform a function comprises instructions causing the processor to:

3 store an inter-thread message in memory; and
4 set at least one bit in a self-destruct register.

1 14. The computer program of claim 13 further comprises instruction causing the
2 processor to:

3 store a register address as the inter-thread message in memory.

1 15. The computer program of claim 13 further comprises instructions causing the
2 processor to:

3 read the contents of the self-destruct register, the read also clearing the self-destruct
4 register; and

5 execute a new thread according to any bits set in the self-destruct register.

05867064-052901